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Vacuum-evaporationWe report the development of a vacuum-evaporation route for the roll-to-roll fabrication of functioning
organic circuits. A number of key ﬁndings and observations are highlighted which inﬂuenced the even-
tual fabrication protocol adopted. Initially, the role of interface roughness in determining carrier mobility
in thin ﬁlm transistors (TFTs) is investigated. Then it is shown that TFT yield is higher for devices fabri-
cated on a ﬂash-evaporated-plasma-polymerised tri(propyleneglycol) diacrylate (TPGDA) gate dielectric
than for TFTs based on a spin-coated polystyrene (PS) dielectric. However, a degradation in mobility is
observed which is attributed to the highly polar TPGDA surface. It is shown that high mobility, low
gate-leakage currents and excellent stability are restored when the surface of TPGDA was buffered with
a thin, spin-coated PS ﬁlm. The resulting baseline process allowed arrays of functional circuits such as
ring oscillators, NOR/NAND logic gates and S–R latches to be fabricated with high yield and their
performance to be simulated.
 2015 The Authors. Published by Elsevier B.V. This is an open access article under the CC BY license
(http://creativecommons.org/licenses/by/4.0/).1. Introduction
The most widely adopted approaches for the roll-to-roll (R2R)
fabrication of organic electronic devices and circuits are generally
based on solution processing e.g. inkjet [1–3] and gravure [4–7]
printing which have also been used in combination with other
methods including screen and ﬂexo printing [8,9]. However,
devices fabricated using only solution processing can suffer from
poor yield arising mainly from a defective gate insulating layer
and layer interdiffusion. Open- or short-circuited electrodes and
tracks can also become issues as device sizes are reduced and pro-
duction speeds increase. The best performing organic circuits to
date, however, have been achieved by combining solution process-
ing with a photolithographic step [10–13]. The latter allows much
higher resolution features to be formed which is especially impor-
tant for deﬁning the source–drain gap (channel length, L) in thin
ﬁlm transistors (TFTs). However, incorporating a photolithographic
step into a roll-to-roll process is not trivial.
Given these problems and limitations, it is surprising perhaps
that only limited interest has been shown in developing a fabrica-
tion method based on the vacuum-evaporation of all the device
layers – metal, insulator and semiconductor. Such an approachovercomes many of the problems associated with solution process-
ing. It is usually argued that the capital cost is prohibitive, yet com-
mercial equipment is already available for (a) producing high
resolution metal patterns on plastic sheets in a R2R process
[14,15] and (b) depositing organic and inorganic barrier layers onto
moving plastic webs [15–17] – in both cases by evaporation under
vacuum.
We reported on the feasibility of a vacuum-evaporation route
for organic thin ﬁlm transistor (OTFT) fabrication some years ago
[17]. The key step in the process was the production of the gate
insulator in a vacuum R2R environment by deposition and subse-
quent electron-beam polymerisation of the deposited monomer
tri(propyleneglycol) diacrylate (TPGDA). In this early work, the
hole mobility in bottom-gate top-contact (BGTC) pentacene OTFTs
was only 0.09 cm2/V s and the characteristics tended to be unsta-
ble. Also, pentacene is prone to long-term oxidative degradation so
that identiﬁcation of a high mobility, air-stable replacement semi-
conductor was essential. Although not reported earlier, top-gate
bottom-contact (TGBC) OTFTs were also fabricated but showed
much poorer performance. At the time, this was thought likely to
be due to degradation of the pentacene by the high energy elec-
tron-beam used to polymerise the TPGDA.
In the following, previously unpublished results and data are
used to trace, from this modest beginning, the development
of a high-yield, baseline vacuum-evaporation process for the
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which in turn has allowed the demonstration of functioning cir-
cuits [20].Fig. 1. Cross-sectional diagram of (a) bottom-gate top-contact (BGTC) and (b) top-
gate bottom-contact (TGBC) on a PEN substrate.2. Materials and methods
Dinaphtho[2,3-b:20,30-f] thieno[3,2-b]thiophene (DNTT) was
chosen for this work since it has a similar mobility to pentacene
but with better environmental stability [21] due to a reduced ten-
dency to oxidise. It was synthesised following a previously pub-
lished route [22] from 2-naphthaldehyde with 35% overall yield.
By repetition of 300 mg scale iodine-catalysed ring closure fol-
lowed by two recrystallisations from o-dichlorobenzene, high pur-
ity DNTT was obtained as bright yellow microcrystals in 1 g
batches. TPGDA monomer and polystyrene (MW = 350,000) were
purchased from Sigma Aldrich and used without further
puriﬁcation.
Arrays of TFTs and circuits were fabricated on precleaned,
5 cm  5 cm, 125 lm thick polyethylene naphthalate (PEN) sub-
strates (Dupont-Teijin). Full details of our vacuum-fabrication pro-
cedures have been given in previous publications [17–19,23].
Brieﬂy, aluminium gate electrodes and associated tracks were vac-
uum evaporated onto the substrates through shadow masks. Sub-
sequently, the substrates were attached to a cooled web-coater
drum (Aerre Machines). With the drum rotating at a linear speed
of 25 m/min under vacuum, ﬂash-evaporated TPGDA monomer
vapour which condensed onto the substrates was cross-linked by
exposure, in situ, to a plasma. The resulting smooth, pinhole-free
ﬁlms were typically 500 nm to 1 lm thick with a measured dielec-
tric constant varying in the range 4–5. For circuit fabrication, the
insulator was patterned using shadow masks to deﬁne rectangular
areas separated by 1 mm gaps to act as vias for inter-layer metallic
connections. The substrates were then transferred into an evapora-
tor (Minispectros, Kurt Lesker) integrated into a nitrogen glovebox
for the vacuum-deposition (2.4 nm/min) of DNTT onto the insula-
tor. Without exposing the substrates to ambient air, the gold
source/drain metallisation layer was deposited through a shadow
mask in the same evaporator.
The OTFT masks deﬁned an 18  5 array of 90 transistors with 5
capacitors arranged diagonally across the substrate. These capaci-
tors were used to extract values for the capacitance per unit area
of the gate dielectric for later use in parameter extraction. The var-
iation in values over the substrate was typically less than 5%. The
channel length L of the OTFTs in each row increased in steps from
50 to 200 lm. Each row comprised of two blocks of 9 OTFTs. In the
left hand blocks the channel width, W, was 2 mm, yielding W/L
ratios ranging from 40 in the ﬁrst row down to 10 in the ﬁfth
row. In the right hand blocks of 9 OTFTs, a constant W/L ratio of
20 was maintained so that W ranged from 1 mm in the ﬁrst row
to 4 mm in the ﬁfth row. Arrays of logic gates and ring oscillators
were prepared on other PEN substrates using the fabrication proto-
cols developed for the OTFTs [18,20]. Our OTFT designs were not
optimised in the sense that allowances were made both for the res-
olution and registration ability (±100 lm) likely in a high-speed
R2R process. The former limits channel length to 40 lm, while
the latter leads to the possibility of parasitic currents and capaci-
tances in our devices and circuits as discussed later.
To counter the deleterious effects that the high-polarity TPGDA
dielectric had on OTFT characteristics, it was found beneﬁcial to
passivate the insulator surface with thin (30–300 nm) polystyrene
ﬁlms (dielectric constant, 2.6) prior to depositing the semiconduc-
tor [24]. This was achieved by spin-coating from a toluene solution
in a nitrogen glovebox and heating on a hot plate at 100 C for
10 min. Also, for comparing the performances of top-gate versus
bottom-gate OTFTs and process yield, some OTFT arrays werefabricated using thicker (1 lm) spin-coated layers of polystyrene
as the gate insulator.
Topographic images of the various ﬁlm layers were obtained in
tapping mode using a Veeco Dimension 3100 Atomic Force Micro-
scope (AFM). OTFT characteristics were measured in air using a
Keithley model 4200 Semiconductor Characterisation System in
ambient dark conditions. Inverter transfer characteristics were
obtained using the same system. The time responses of logic gates
and ring oscillators were recorded by connecting the output of
each circuit to a digital oscilloscope (Agilent DSO-X 2014A) via a
buffer ampliﬁer to minimise oscilloscope loading effects on the cir-
cuits. Device parameter extraction and circuit simulations were
undertaken using Silvaco’s Universal Organic Thin Film Transistor
(UOTFT) Model (Level = 37) and Smartspice Circuit Simulator.
3. Results and discussion
3.1. Bottom-gate versus top-gate OTFTs
Our initial investigations into the use of vacuum-deposited
TPGDA as a gate insulator had established that bottom-gate, top-
contact (BGTC) pentacene TFTs, Fig. 1(a), were superior to top-gate,
bottom-contact (TGBC) devices, Fig. 1(b). Since, the BGTC structure
is simply the inverted form of the TGBC structure, signiﬁcant dif-
ferences in injection area at the source contact may be ruled out
as the cause. It was thought initially that the difference arose from
the detrimental effect of electron-beam or plasma processing of
the insulator when overlying the semiconductor in the top-gate
structures. To rule out such radiation-related effects, initial mea-
surements on DNTT devices were made using spin-coated polysty-
rene (PS) as the gate insulator in BGTC and TGBC TFTs.
In Fig. 2 is shown the output (ID vs VD) and transfer (log ID vs VG)
characteristics of a typical PS-based TGBC DNTT OTFT. The inset in
Fig. 2(b) shows the gate-voltage dependence of the device mobility,
l, extracted in the linear regime using the equation
llin ¼
@ID
@VG
 L
WCiVD
ð1Þ
and in saturation using
lsat ¼
@
ﬃﬃﬃﬃ
ID
p
@VG
 2
 2L
WCi
ð2Þ
where Ci is the capacitance per unit area of the gate dielectric layer.
Fig. 2. (a) Output (ID vs VD) and (b) transfer (log ID vs VG) characteristics for a top-gate, DNTT transistor (W = 15.0 mm, L = 30 lm) with a 1.2 lm thick polystyrene gate
insulator. The transfer characteristics were obtained in both the linear (VD = 2 V) and the saturation (VD = 60 V) regimes. Shown dotted is the corresponding gate leakage
current, IG. The inset in (b) shows the gate-voltage dependence of the mobility.
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large devices, all other performance criteria are poor. The output
characteristics do not show good saturation, despite a reasonable
linear regime. The on–off current ratio is only 104. While mobility
in the linear regime is signiﬁcantly higher than in saturation, nev-
ertheless, it is still low, rising to a maximum of 0.06 cm2/V s,
almost two orders of magnitude lower than expected for DNTT
[21]. The transfer characteristics are also unstable, displaying anti-
clockwise hysteresis.
This may be contrasted with the behaviour of BGTC devices
(Fig. 3). Now the output characteristics show good linear and sat-
uration regions. The transfer characteristics are stable with little
hysteresis. The mobility in both the linear and saturation regimes
is 1 cm2/V s, which is higher than a previously reported value
for vacuum-deposited ﬁlms of DNTT [21], but with llin here
slightly greater than lsat. The combination of higher mobility and
lower off-currents leads to an on–off ratio between 106 and 107.
Gate leakage currents are also low at 10 pA.
This difference in behaviour is readily understood from the AFM
images in Fig. 4. Here is shown the surface topography of a DNTT
ﬁlm evaporated directly onto (a) PEN ﬁlm, (b) the gold electrode
and (c) PS. On PEN and PS the DNTT grain size is similar. On the
PEN substrate, the RMS surface roughness of the DNTT surface isFig. 3. (a) Output (ID vs VD) and (b) transfer (log ID vs VG) characteristics for a bottom-ga
insulator. The transfer characteristics were obtained in both the linear (VD = 2 V) and th
current, IG. The inset in (b) shows the gate-voltage dependence of the mobility.6.4 nm with differences of up to 12 nm between the peak height
of the DNTT grains and the inter-grain troughs. For DNTT on PS it is
9.5 nm with up to 20 nm between peaks and troughs. On the gold
electrode (Fig. 4(b)) DNTT has a ﬁner grain structure with an RMS
surface roughness of 3.4 nm. On the other hand, the RMS rough-
ness of the PS ﬁlm itself (Fig. 4(d)) was only 0.69 nm – an order
of magnitude lower. Evidence has already been presented [25] on
the importance of interface topography in determining the mobil-
ity in pentacene OTFTs. Here, both the interface topography and
the low polarity of the PS surface are important, as will be dis-
cussed later.
The clear outcome of this study is that the surface of evaporated
DNTT is too rough and of insufﬁciently good quality for top-gate
OTFTs, and that the lower mobility in the top-gate case observed
in our earlier study of pentacene OTFTs could not be ascribed solely
to the effect of electron-beam irradiation. Accordingly, all further
work concentrated on bottom-gate top-contact devices, where
channel formation occurs adjacent to the much smoother dielectric
interface.
Table 1 summarises the average maximum values extracted
from plots such as the inset in Fig. 2(b) for llin and lsat. The data
were obtained from a 90-OTFT array of bottom-gate OTFTs formed
on spin-coated PS. Each value should represent the average andte, DNTT transistor (W = 2.0 mm, L = 100 lm) with a 1.0 lm thick polystyrene gate
e saturation (VD = 60 V) regimes. Shown dotted is the corresponding gate leakage
Fig. 4. AFM topographical images of the surfaces of evaporated DNTT on (a) PEN (b) gold and (c) polystyrene. (d) Spin-coated polystyrene on PEN. Over the image areas
shown, RMS roughnesses are 6.4, 3.4, 9.5 and 0.69 nm respectively.
Table 1
Average maximum mobility and standard deviation for bottom-gate DNTT OTFTs with a spin-coated polystyrene gate dielectric. Values were extracted from blocks of 9 devices
(01–09 or 10–18) arranged in an 18  5 array with the device dimensions shown.
Average maximum mobility (cm2/V s)
Row A B C D E
L (lm) 50 75 100 150 200
W = 2 mm 01–09 Linear 0.93 ± 0.03 1.12 ± 0.02 1.10 ± 0.04 1.07 ± 0.13 1.06 ± 0.04
01–09 Saturation 0.94 ± 0.06 1.05 ± 0.05 1.02 ± 0.03 0.98 ± 0.13 0.96 ± 0.05
W/L = 20 10–18 Linear 0.98 ± 0.04 1.12 ± 0.09 1.02 ± 0.19 1.14 ± 0.07 0.92 ± 0.03
10–18 Saturation 0.96 ± 0.04 1.02 ± 0.07 0.95 ± 0.15 1.02 ± 0.10 0.67 ± 0.20
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dimensions. In practice, however, the number of working devices
was only 61, representing a yield of 68%. Nevertheless, that
mobility is independent of channel dimensions conﬁrms the
linear dependence of ID on device dimensions – an important
ﬁnding for subsequent circuit simulation for which the ability
to scale device dimensions is important. Furthermore, the low
standard deviation reﬂects the good reproducibility between
devices – again an important consideration for circuit design
and simulation.
3.2. TPGDA bottom-gate dielectric
Having established that bottom-gate devices were superior to
top-gate, in this section we proceed to investigate the use of vac-
uum-deposited and plasma polymerised TPGDA as the bottom-
gate dielectric with the DNTT evaporated directly onto the TPGDA
surface. AFM images show that the RMS roughness of the TPGDA
layer was 0.44 nm over an area 3  3 lm and even ﬂatter, there-
fore, than the spin-coated PS surface. Of immediate interest is
the improved OTFT yield on the TPGDA dielectric. Every device in
the 90-OTFT array operated except for 1 block of 9 common-gate
devices, resulting in a yield of 90% indicative of a high-integritydielectric layer. Typical output and transfer characteristics are
shown in Fig. 5.
In both cases, there is signiﬁcant hysteresis with the output
characteristics also showing poor saturation. Interestingly, in the
transfer plots, hysteresis is anticlockwise arising from a negative
shift of the ﬂatband voltage, a common observation in organic
OTFTs owing to interface hole trapping. In saturation, the hystere-
sis is clockwise and arises from the appearance of a plateau-like
feature at VG = 25 V during the negative voltage sweep. The origin
of this feature is unclear, but may also be related to the presence of
interface states [26].
As above, Eqs. (1) and (2) were used to extract values for the
gate voltage dependence of llin and lsat. The average maximum
values together with the standard deviations are given in Table 2.
These again are relatively low, conﬁrming good reproducibility
between devices of the same geometry. Now however, llin is less
than lsat in all but one case. Of greater signiﬁcance is the increase
in mobility with decreasing channel geometries. This is particularly
marked for the devices in which W/L = 20 while L decreases from
200 to 50 lm. For these devices, the extracted llin and lsat are a
factor 3–4 higher in the small devices compared to the larger
devices. After using a scribe to carefully remove the DNTT from
the channel region of one device, a signiﬁcant source–drain current
Fig. 5. (a) Output (ID vs VD) and (b) transfer (log ID vs VG) characteristics for a bottom-gate, DNTT transistor (W = 2 mm, L = 200 lm) with a TPGDA gate insulator (850 nm
thick). The transfer characteristics were obtained in both the linear (VD = 2 V) and the saturation (VD = 60 V) regimes. Shown dotted is the corresponding gate leakage
current, IG. The inset in (a) shows current ﬂow lines for both the true channel current and the parasitic fringe current outside the main channel area.
Table 2
Average maximum mobility and standard deviation for bottom-gate DNTT OTFTs fabricated on the TPGDA gate dielectric. Values were extracted from blocks of 9 devices (01–09
or 10–18) arranged in an 18  5 array with the device dimensions shown.
Average mobility (cm2/V s)
Row A B C D E
L (lm) 50 75 100 150 200
W = 2 mm 01–09 Linear – 0.40 ± 0.03 0.38 ± 0.03 0.36 ± 0.05 0.22 ± 0.01
01–09 Saturation – 0.56 ± 0.03 0.42 ± 0.01 0.33 ± 0.04 0.33 ± 0.04
W/L = 20 10–18 Linear 0.66 ± 0.09 0.41 ± 0.08 0.34 ± 0.06 0.20 ± 0.02 0.15 ± 0.03
10–18 Saturation 0.79 ± 0.08 0.65 ± 0.13 0.38 ± 0.05 0.27 ± 0.03 0.25 ± 0.01
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outside the channel region resulting in a corresponding reduction
in measured source–drain current. This demonstrates conclusively
that the increase in mobility arose from the presence of a parasitic
source–drain current ﬂowing outside the channel area (see inset
Fig. 5(a)) as discussed for oxide TFTs by Okamura et al. [27]. We
conclude, therefore, that in bottom-gate devices fabricated on
TPGDA the true mobility is signiﬁcantly lower than for the equiva-
lent PS-based devices.
Since the surface of TPGDA is extremely ﬂat we may eliminate
surface topography as a contributory factor to the low mobility.
The most likely origin of the poor performance lies in the highly
polar nature of the TPGDA surface. It is well-known [28] that a
high-k dielectric surface degrades carrier mobility, with dipolar
dispersion of the semiconductor density of states being given as
a possible reason [29]. Such effects may be overcome by applying
a low polarity passivating layer to the dielectric surface. We have
shown [24] that a thin, spin-coated ﬁlm of polystyrene is partic-
ularly effective in passivating TPGDA. X-ray diffraction studies
[19] conﬁrmed that the resulting increase in mobility is linked
to a signiﬁcant improvement in the crystal structure of DNTT
on the passivated surface. In the following two sections, therefore,
we focus on OTFTs and circuit elements fabricated on PS-buffered
TPGDA.
3.3. Bottom-gate DNTT OTFTs on PS-buffered TPGDA
The fabrication of 90-OTFT arrays based on PS-buffered TPGDA
was achieved at high yield (90%) but again with 1 block of 9 com-
mon-gate TFTs failing [18]. Fig. 6 shows typical output and transfercharacteristics of an OTFT from this earlier work. The output char-
acteristics show good linear and saturation regions with no hyster-
esis discernible in the transfer plots, conﬁrming that the devices
are highly stable. The on–off ratio was between 106 and 107 and
gate leakage current, IG, 10 pA over most of the voltage ranges.
As before, Eqs. (1) and (2) were used to extract the average maxi-
mum values and standard deviation of llin and lsat listed in Table 3.
This time, lsat was only slightly greater than llin but a tendency for
mobility to increase with decreasing device dimensions was again
observed, albeit not to the same extent as with the unbuffered
TPGDA devices.
As reported earlier [18], in devices in which the parasitic cur-
rent contribution to the total device current was small, the true
mobility estimated from these devices was 1 cm2/V s. This is sim-
ilar to that extracted from transistors formed on the spin-coated PS
dielectric (Section 3.1). Since the three sets of mobility data pre-
sented in Tables 1–3 were obtained from identical array designs,
it appears that the magnitude of the parasitic source–drain cur-
rents was dependent on the nature of the underlying dielectric.
For all OTFT sizes in the array formed on the spin-coated PS-only
dielectric, the parasitic current is negligible. For unbuffered TPGDA,
parasitic currents make an increasingly large contribution to the
total device current as device size decreases leading to a serious
over-estimate of the mobility. This effect is partially mitigated
upon passivating the TPGDA with a PS buffer layer. This unex-
pected observation, which has implications beyond the present
work, may be associated with possible polarisation effects occur-
ring in the TPGDA underlying the DNTT outside the channel region.
However, further investigations are required to arrive at a deﬁni-
tive explanation.
Fig. 6. (a) Output (ID vs VD) and (b) transfer (log ID vs VG) characteristics for a bottom-gate, DNTT transistor (W = 2 mm, L = 200 lm) formed on a PS-buffered TPGDA surface.
The transfer characteristics were obtained in both the linear (VD = 1 V) and the saturation (VD = 40 V) regimes. Experimental results are shown by the data points while the
solid curves are simulations used for parameter extraction. Shown dotted in (b) is the corresponding gate leakage current, IG.
Table 3
Average maximum mobility and standard deviation for bottom-gate DNTT OTFTs fabricated on the PS-buffered TPGDA gate dielectric. Values were extracted from blocks of 9
devices (01–09 or 10–18) arranged in an 18  5 array with the device dimensions shown.
Row
L (lm)
Average mobility (cm2/V s)
A B C D E
50 75 100 150 200
W = 2 mm 01–09 Linear 1.24 ± 0.05 1.12 ± 0.13 1.13 ± 0.25 1.16 ± 0.11 –
01–09 Saturation 1.59 ± 0.09 1.50 ± 0.07 1.39 ± 0.21 1.46 ± 0.07 –
W/L = 20 10–18 Linear 1.36 ± 0.12 1.23 ± 0.08 1.20 ± 0.07 1.08 ± 0.09 0.92 ± 0.01
10–18 Saturation 1.77 ± 0.20 1.62 ± 0.08 1.50 ± 0.10 1.43 ± 0.06 1.34 ± 0.04
Table 4
OTFT parameters giving the best ﬁt to the experimental data in Fig. 6.
Parameter Value Parameter Value
W (lm) 2000 c 0.031
L (lm) 200 k (S) 0
Ci (F/cm2) 4.83  109 MSAT 3.90
VT (V) 17.86 ASAT 1.19
VO (V) 0.948 r0 (S) 8.66  1015
VACC 1 RS (X) 0
lACC (cm2/V s) 1.07 RD (X) 0
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PS-buffered TFTs were highly stable. This allowed excellent ﬁts
(solid curves in Fig. 6) to be obtained simultaneously to both the
output and transfer characteristics using Silvaco’s UOTFT parame-
ter extraction software. The Silvaco model [30] is an extension of
that developed for amorphous and polycrystalline silicon TFTs.
Within the framework of a channel conductivity based on variable
range hopping and percolation concepts [31,32], the dependence of
the effective mobility, lFET, on gate voltage is given by the equation
lFET ¼ lACC
VG  VT
VACC
 c
ð3Þ
Here lACC deﬁnes the mobility at the onset of strong channel
accumulation and VACC a ﬁtting parameter assumed to be unity in
all our simulations. Carrier mobility in the OTFT channel is often
dependent on VG and described by a power-law, with the value
of the exponent, c, reﬂecting the degree of departure from the ideal
(c = 0) as a result of carrier trapping in the channel. Other param-
eters required to achieve a good ﬁt are listed in Table 4. The char-
acteristic voltage, VO, reﬂects the characteristic energy in the
exponential density of trap states in the channel region, including
the effects of interface states and inﬂuences the subthreshold
region of the transfer plots. Not surprisingly then, values extracted
for VO depend on whether measurements are made in air or under
vacuum [33]. The parameter k is a measure of the output conduc-
tance in saturation. MSAT and ASAT are ﬁtting parameters which
adjust the shape of the output characteristics in the transition
region from the linear to saturation regimes, r0 the minimum
semiconductor bulk conductance and RS/D the zero-bias source/
drain series resistances. The parameter values providing the bestﬁt to the OTFT characteristics in Fig. 6 (measured in air) are listed
in Table 4 and were used subsequently in a model card for the
circuit simulations discussed in the next section.
The simulations conﬁrmed that in strong accumulation, carrier
mobility is 1 cm2/V s and that the dependence on VG is weak
(c = 0.031). Furthermore, the source and drain series resistances
RS and RD respectively are both zero, or at least insigniﬁcant com-
pared to the lowest channel resistance, 3 MX measured in
devices in which W = 2 mm. Non-zero values of contact resis-
tances, RS,D, inserted into the OTFT model resulted in poorer ﬁts
to data obtained in air. This contrasts with characteristics obtained
under vacuum [33] where W-normalised values giving the best ﬁt
were 19 kX cm for RS and RD which would correspond to RS and
RD  200 kX for the TFT in Table 4. That both RS and RD in Table 4
are signiﬁcantly lower, presumably reﬂects in this case the reduced
oxygen doping of the bulk DNTT between the contacts and the
ends of the accumulation channel. (Molecular oxygen and ozone
are known to act as reversible electron acceptors that withdraw
electrons from some organic semiconductors creating free holes).
Fig. 7. (a) Output frequency of the 5-stage ring oscillator circuit in (b), plotted as a function of the supply voltage, VDD, soon after fabrication and 1-year later. Also shown as
insets are examples of the output signals for VDD = 90 and 80 V the highest voltage applied in the two cases. The CAD layout diagram for the oscillator is shown in (c) and
one inverter stage in (d). The gate metallisation is blue, the dielectric pink, DNTT is green and exactly overlays the gate electrode, source–drain electrodes are in red. (For
interpretation of the references to colour in this ﬁgure legend, the reader is referred to the web version of this article.)
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tact OTFT using a polystyrene gate dielectric, i.e. similar to that
in Fig. 2, yielded much higher values, 640 kX cm, for the contact
series resistances [33] presumably reﬂecting more disorder arising
in the ﬁner grain structure in the DNTT above the gold electrode,
Fig. 4(b). Such high values of RS,D result in additional degradation
of TFT performance to that arising from the rougher DNTT/insula-
tor interface which gave rise to the low value of lACC (0.0147 cm2/
V s) and the high value of c (0.633).3.4. Logic circuits
Using the same protocols as for the OTFTs fabricated on the PS-
buffered TPGDA we have fabricated arrays of basic circuits, all with
100% yield. For example, in Fig. 7(a) is shown the performance of a
5-stage ring oscillator (RO). The RO circuit is given in Fig. 7(b) and
the CAD layout diagram in Fig. 7(c). The fabricated circuit began to
oscillate with a supply voltage, VDD as low as 16 V. On increasing
VDD to 90 V the output frequency exceeded 2 kHz which is signif-
icantly higher than achieved with all-printed ring oscillators where
output frequencies are typically in the range of a few Hz to
300 Hz [4,8,9,34]. A 7-stage RO ran continuously at VDD = 60 V
for 8 h with little change in output frequency although a reduction
occurred in the output amplitude [18]. Unencapsulated ROs stored
in a transparent plastic box under normal laboratory conditions for
a month operated as new, showing no signs of environmental deg-
radation. Even after 12 months, the ROs still showed good voltage
amplitude albeit operating at reduced frequency (Fig. 7(a)).
Simulations using Silvaco Smartspice and utilising an OTFT
model card incorporating the extracted parameters from Table 4,
suggested that the ROs should have oscillated at signiﬁcantly
higher frequencies than those observed. For example, at VDD = 40and 60 V, a 5-stage RO should be capable of oscillating at 7 and
20 kHz respectively [18] i.e. more than an order of magnitude
higher than observed in practice. It was argued [18] that the dis-
crepancy arose from the parasitic capacitances Cgd  Cgs  40 pF
originating from the overlap of the source and drain electrodes
with the gate electrode as seen in the layout diagram of one of
the inverter stages in Fig. 7(d). Here the gate metallisation layer
is shown in blue and the dielectric areas in pink. The DNTT areas
(green) exactly overlap the gate electrodes. Finally, the source–
drain metallisation layer is shown in red.
A range of logic circuits have also been fabricated including
inverters, NOR/NAND gates and Set–Reset latches [20] which show
switching times in the sub-millisecond range. When parasitic
capacitances were included, circuit simulations reproduced closely
the observed experimental performance [20]. Even in the presence
of high parasitic capacitances, the switching times of our enhance-
ment-load inverters (trise  150 ls and tfall  25 ls) are signiﬁ-
cantly shorter than for the all-printed inverters reported by
Hambsch et al. [35], the fastest being the complementary inverter
in which trise  tfall  7 ms. Similarly, the digital circuits reported
by Noh et al. [5–7] operated at low frequencies with delays
>10 ms. Even inkjet-printed NAND gates formed by printing onto
pre-deposited high-resolution electrodes had switching times
7 ms [36]. While other technologies can produce faster circuits,
see for example the recent review by Baeg et al. [37], as indicated
earlier, these are not easy to transfer to a roll-to-roll process.4. Conclusions
In the foregoing we have described the development of a vac-
uum-evaporation-based approach for the roll-to-roll fabrication
of organic electronic circuits. The technology is based on the
92 D.M. Taylor et al. / Chemical Physics 456 (2015) 85–92vacuum-evaporation and subsequent polymerisation of TPGDA to
form the gate insulator. This solventless process led to a high-
integrity dielectric layer that signiﬁcantly improved yield (>90%)
compared with a spin-coated polystyrene dielectric (68%).
The carrier mobility extracted from the characteristics of OTFTs
incorporating evaporated ﬁlms of the organic semiconductor DNTT
was seen to be dependent on several factors. BGTC devices employ-
ing spin-coated polystyrene as the gate insulator were superior to
TGBC devices owing to channel formation at the much smoother
semiconductor/insulator interface in the former case. However, a
smoother interface on its own was insufﬁcient for achieving high
mobility in BGTC DNTT devices formed on the bare TPGDA insula-
tor. The lower mobility and unstable threshold voltage in this case
was probably associated with the poorer crystalline structure of
DNNT on TPGDA and the highly polar nature of the TPGDA surface.
Buffering the surface of TPGDA with a thin, spin-coated ﬁlm of
polystyrene gave highly stable OTFTs with reproducibly high
mobility. In turn this allowed relevant device parameters to be
extracted from device characteristics, and a realistic model card
obtained for simulating a range of fabricated circuits including ring
oscillators and logic gates.
On-going work is now concentrating on developing (a) a vac-
uum-compatible process for buffering TPGDA and (b) methods
for additive patterning of the gate insulator and semiconductor
using techniques such as organic vapour jet printing [19]. On suc-
cessful completion of these next stages, a roll-to-roll process for
fabricating organic electronic circuits will have been established,
based entirely on vacuum-evaporation.
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